Table of Contents
Advertisement
Section 26 Power-Down Modes
26.1.2
Low-Power Control Register (LPWRCR)
LPWRCR controls power-down modes.
Bit
Bit Name
7
DTON
6
LSON
5
NESEL
4
EXCLE
3 to 0
Rev. 1.00 Apr. 28, 2008 Page 844 of 994
REJ09B0452-0100
Initial
Value
R/W
0
R/W
0
R/W
0
R/W
0
R/W
All 0
R/W
Description
Direct Transfer On Flag
The initial value should not be changed.
Low-Speed On Flag
The initial value should not be changed.
Noise Elimination Sampling Frequency Select
Selects the frequency by which the subclock (φSUB)
input from the EXCL or ExEXCL pin is sampled using
the clock (φ) generated by the system clock pulse
generator. Clear this bit to 0 when φ is 5 MHz or more.
The initial value should not be changed.
0: Sampling using φ/32 clock
1: Sampling using φ/4 clock (not allowed)
Subclock Input Enable
Enables or disables subclock input from the EXCL or
ExEXCL pin.
0: Disables subclock input from the EXCL or ExEXCL
pin
1: Enables subclock input from the EXCL or ExEXCL
pin
Reserved
The initial value should not be changed.
Advertisement
Table of Contents
