A/D Conversion Channel Set Register (Admr) - Fujitsu F2MC-16LX Hardware Manual

16-bit microcontroller mb90330 series
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 19 8/10-BIT A/D CONVERTER
19.3.3

A/D Conversion Channel Set Register (ADMR)

A/D conversion channel set register (ADMR) has the function to select the A/D
conversion.
A/D Conversion Channel Set Register (ADMR)
Address
000045
R/W
: Readable/Writable
: Initial value
438
Figure 19.3-4 A/D Conversion Channel Set Register (ADMR)
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10
ANS3 ANS2 ANS1 ANS0 ANE3 ANE2 ANE1 ANE0
H
(R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
bit 9
ANE3 ANE2 ANE1 ANE0
A/D conversion end selection bit
AN0 Pin
0
0
0
0
0
0
0
1
AN1 Pin
0
0
1
0
AN2 Pin
0
0
1
1
AN3 Pin
0
1
0
0
AN4 Pin
0
1
0
1
AN5 Pin
0
1
1
0
AN6 Pin
0
1
1
1
AN7 Pin
1
0
0
0
AN8 Pin
1
0
0
1
AN9 Pin
1
0
1
0
AN10 Pin
1
0
1
1
AN11 Pin
1
1
0
0
AN12 Pin
1
1
0
1
AN13 Pin
1
1
1
0
AN14 Pin
AN15 Pin
1
1
1
1
A/D conversion start selection bit
ANS3 ANS2 ANS1 ANS0
In stop mode
AN0 Pin
0
0
0
0
0
0
0
1
AN1 Pin
0
0
1
0
AN2 Pin
0
0
1
1
AN3 Pin
0
1
0
0
AN4 Pin
0
1
0
1
AN5 Pin
0
1
1
0
AN6 Pin
0
1
1
1
AN7 Pin
1
0
0
0
AN8 Pin
1
0
0
1
AN9 Pin
1
0
1
0
AN10 Pin
1
0
1
1
AN11 Pin
1
1
0
0
AN12 Pin
1
1
0
1
AN13 Pin
1
1
1
0
AN14 Pin
1
1
1
1
AN15 Pin
bit 8
Initial value
00000000
B
Read
Reading stopped
during
temporarily in stop
conversion
conversion mode
Number
Number
converted
during
immediately
conversion
before

Advertisement

Table of Contents
loading

Table of Contents