Fujitsu F2MC-16LX Hardware Manual page 637

16-bit microcontroller mb90330 series
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

I/O direct bit address (io:bp)
Specify bits in physical addresses 000000
the larger number indicates the most significant bit (MSB) and the lower number indicates the least
significant bit (LSB).
Figure B.3-8 Example of I/O Direct Bit Addressing (io:bp)
SETB i:0C1H:0
Before execution
After execution
Abbreviated direct bit address (dir:bp)
Specify the eight low-order bits of a memory address explicitly in an operand. Bits 15 to 8 of the address
are specified by the direct page register (DPR). Bit 23 to Bit 16 of the address are specified by the data
bank register (DTB). Bit positions are indicated by: bp, where the larger number indicates the most
significant bit (MSB) and the lower number indicates the least significant bit (LSB).
Figure B.3-9 Example of Abbreviated Direct Bit Addressing (dir:bp)
(This instruction sets bits by abbreviated direct bit addressing.)
SETB S:10H:0
Before execution
After execution
Direct bit address (addr16:bp)
Specifies directly for arbitrary bits within 64 Kbyte. Bit 23 to Bit 16 of the address are specified by the data
bank register (DTB). Bit positions are indicated by: bp, where the larger number indicates the most
significant bit (MSB) and the lower number indicates the least significant bit (LSB).
Figure B.3-10 Example of Direct Bit addressing (addr16:bp)
SETB 2222H:0
Before execution
After execution
to 0000FF
H
(This instruction executes the set bit by I/O direct addressing.)
Memory space
0000C1
0 0
H
Memory space
0000C1
0 1
H
DTB
5 5
DPR
6 6
DTB
5 5
DPR
6 6
(This instruction sets bits by direct bit addressing.)
DTB
5 5
DTB
5 5
explicitly. Bit positions are indicated by: bp, where
H
Memory space
556610
0 0
H
Memory space
556610
0 1
H
Memory space
552222
0 0
H
Memory space
552222
0 1
H
Appendix B Instruction
621

Advertisement

Table of Contents
loading

Table of Contents