Sof Interruption Frame Comparison Register (Hfcomp) - Fujitsu F2MC-16LX Hardware Manual

14.4.5

SOF Interruption FRAME Comparison Register (HFCOMP)

The SOF interrupt FRAME comparison register (HFCOMP) is a register used to set data
that is compared with the lower 8 bits of FRAME Number for SOF token. If the lower 8
bits of FRAME Number is compared with the HFCOMP register and a match is detected
with the SOFIRE bit in host control register 0 (HCNT0) set to "1", an interrupt will be
generated by setting the SOFIRQ bit in the host interrupt register (HIRQ) to "1" when
starting SOF transmission.
SOF Interruption FRAME Comparison Register (HFCOMP)
Figure 14.4-5 Bit Configuration of SOF Interruption FRAME Comparison Register (HFCOMP)
SOF interruption FRAME comparison register
Address: 0000C5
H
→
Read/Write
→
Initial value
Reset On/Off at UDCC RST bit →
[bit 15 to bit 8] FRAMECOMP
It sets data that is to be compared with the lower 8 bits of Frame Number. It is not initialized with the
RST bit in the UDC control register (UDCC). To update them, you must set the RST bit in the UDC
control register (UDCC) to "0".
15 14 13 12 11 10
FRAMECOMP
(R/W)
(00000000 )
B
( )
CHAPTER 14 USB Mini-HOST
←
9 8
bit number
HFCOMP
329