Automatic Algorithm Initiation Method Of Flash Memory - Fujitsu F2MC-16LX Hardware Manual

16-bit microcontroller mb90330 series
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

25.4

Automatic Algorithm Initiation Method of Flash Memory

There are four types of commands to start the automatic algorithm of flash memory:
read/reset, write, sector erase, and chip erase. The control of the suspend and the
restart is enabled for the sector erase.
Command Sequence Table
Table 25.4-1 lists the commands used for flash memory write/erase. All data written on the command
register is in the units of byte, but be sure that the data can be written in word access. In this case, high-
order byte data is ignored.
Table 25.4-1 Command Sequence Table
Bus
Programming
Command
Programming
Sequence
Cycle
Address
Read/
1
FxXXXX
*
Reset
Read/
4
FxAAAA
*
Reset
Programming
4
FxAAAA
Program
Chip Erasing
6
FxAAAA
Sector
6
FxAAAA
Erasing
Sector Erasing being Suspended
Sector Erasing being restarted
Auto-Select
3
FxAAAA XXAA
RA: Read address
PA: Program address. Only even addresses can be specified.
SA: See sector addresses (see "25.2 Sector Configuration of 3M-bit Flash Memory").
RD: Read data
PD: Program data. Only word data can be specified.
*:Two kinds of read/reset commands can reset flash memory to the read mode.
Note :
The address Fx in the table means FF, FE, FD, FB, FA, and F9. In each operation, specify this as the value of the bank to be accessed.
Addresses in the table are the values in the CPU memory map. All addresses and data are expressed as hexadecimals. However, "X" is any value.
The Auto-Select in Table 25.4-1 is a command that is used to recognize the state of the sector protection.
Actually, an address is needed to be set along with the above command as follows:
Table 25.4-2 Address Setting at Auto-Select
AQ13 to AQ17
Sector protection
Sector address
*: "01
" for the output in protected sector addresses, "00
H
the 1th bus
the 2th bus
Programming
Cycle
Cycle
Data
Address
Data
XXF0
-
-
XXAA
Fx5554
XX55
XXAA
Fx5554
XX55
XXAA
Fx5554
XX55
XXAA
Fx5554
XX55
Entry of Address "FxXXXX" Data(xxB0
Entry of Address "FxXXXX" Data(xx30
Fx5554
XX55
AQ7
L
CHAPTER 25 3M-BIT FLASH MEMORY
the 3th bus
the 4th bus
Programming
Programming
Cycle
Cycle
Address
Data
Address
Data
-
FxAAAA
XXF0
RA
PA
FxAAAA
XXA0
(even)
(word)
FxAAAA
XX80
FxAAAA
XXAA
FxAAAA
XX80
FxAAAA
XXAA
) temporally suspends erasing a sector in the middle of erasing the sector.
H
) restarts erasing after the temporal suspension of erasing of the sector.
H
FxAAAA XX90
-
AQ2
AQ1
H
L
" for the output in non-protected sector addresses.
H
the 5th bus
the 6th bus
Programming
Programming
Cycle
Address
Data
Address
-
-
-
-
RD
-
-
-
PD
-
-
-
Fx5554
XX55
FxAAAA
SA
Fx5554
XX55
(even)
-
-
-
-
AQ0
DQ7 to DQ0
L
*
CODE
Cycle
Data
-
-
-
XX10
XX30
-
569

Advertisement

Table of Contents
loading

Table of Contents