Fujitsu F2MC-16LX Hardware Manual page 544

16-bit microcontroller mb90330 series
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

2
CHAPTER 22 I
C INTERFACE
[bit 13] SCC: Start Condition Continue
It is a start condition generation bit.
(at writing)
0
1
This bit is always "0" at the beginning of reading.
[bit 12] MSS: Master Slave Select
It is Master/slave selection bit.
0
1
If the arbitration lost has occurred during the master sending, it will be cleared and will switch to the slave
mode.
Note:
The transmission of the general call address is prohibited, because the receiving as the slave cannot be
operation on the following condition.
When (1) other LSI that is a master mode without this LSI exists on the bus, and (2) this LSI transmits the
general call address as master, and (3) the arbitration lost is generated since the second byte.
[bit 11] ACK: ACKnowledge
It is the acknowledge generation enable bit when the data is received.
0
1
Is invalid during receiving address data in the slave.
[bit 10] GCAA: General Call Address Acknowledge
It is an acknowledge generating enable bit, when you receive the General call address.
0
1
[bit 9] INTE: INTerrupt Enable
It is Interrupt enable bits.
0
1
The interruption is generated if the INT bit is "1" when this bit is "1".
528
No effect on operation
A start condition is regenerated on master transmission.
Generates the stop condition, and goes into the slave mode after the
completion of transmission.
Goes into the master mode, generates the start condition, and starts
transferring.
Acknowledgement is disabled to be generated.
Acknowledgement is enabled to be generated.
Acknowledgement is disabled to be generated
Acknowledgement is enabled to be generated.
Disables the interrupt.
Enables the interrupt.

Advertisement

Table of Contents
loading

Table of Contents