Fujitsu F2MC-16LX Hardware Manual page 270

16-bit microcontroller mb90330 series
Hide thumbs Also See for F2MC-16LX:
Table of Contents

Advertisement

CHAPTER 12 16-BIT I/O TIMER
Figure 12.2-16 The Configuration of Input Capture Control Status Register (ICS01,ICS23)
000053
H
000052
H
The function of each bit in the input capture control status registers (ICS01, ICS23) is described in the
following.
[bit 15, bit 14, bit 7, bit 6] ICP3,ICP2,ICP1,ICP0 (Valid edge detection flag bit)
It is input capture interrupt flag. The input capture sets the ICP3 to ICP0 bits to "1" when it detects valid
edges of external input pins. It can generate an interrupt by detecting a valid edge when any of the
interrupt enable bits (ICE3, ICE2, ICE1, and ICE0) is set.
Writing "0" into it clears it. Writing "1" does not have the meaning. The read-modify-write instructions
always read "1" from this bit.
0
1
ICPn: a number denoted by n corresponds to the channel number of the input capture.
[bit 13, bit 12, bit 5, bit 4] ICE3,ICE2,ICE1,ICE0 (Capture interrupt enable bit)
It is input capture interrupt enable bit. An input capture interrupt is generated when any of ICE3 to
ICE0 bits is "1" and its corresponding interrupt flag (ICP3 to ICP0) is also set.
0
1
ICEn: a number denoted by n corresponds to the channel number of the input capture.
[bit 11 to bit 8, bit 3 to bit 0] EG31,EG30,EG21,EG20,EG11,EG10,EG01,EG00
It specifies the polarity of a valid edge of the external input. The input capture operation permission is
used combinedly.
EGn1
0
0
1
1
EGn1/EGn0: a number denoted by n corresponds to the channel number of the input capture.
254
15
14
13
12
ICP3 ICP2 ICE3 ICE2 EG31 EG30 EG21 EG20
R/W R/W
R/W
R/W R/W
7
6
5
4
ICP1 ICP0 ICE1 ICE0 EG11 EG10 EG01 EG00
R/W R/W
R/W
R/W R/W
There is no effective edge detection
There is effective edge detection.
Interrupt disabled
Interruption permission
(Edge selection bit)
EGn0
0
1
0
1
11
10
9
R/W
R/W
R/W
3
2
1
R/W
R/W
R/W
Edge detection polarity
No edge detection (stopped state)
Rising edge detection
Falling edge detection
Both edges detection
ICS23
8
Input capture
control status register 23
Initial value
00000000
ICS01
0
Input capture
control status register 01
00000000
Initial value
[Initial value]
[Initial value]
[Initial value]
B
B

Advertisement

Table of Contents
loading

Table of Contents