Table 15. Errors In Page-Based Row Programming - ST STM32WL5 Series Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Hide thumbs Also See for STM32WL5 Series:
Table of Contents

Advertisement

RM0453
In fast programming, all the data must be written successively. MISSERR is set if the
previous data programming is finished and the next data to program is not written yet.
FASTERR: fast programming error
In fast programming, FASTERR is set if one of the following conditions occurs:
If an error occurs during a program or erase operation, one of the following error flags is set
in FLASH_SR and FLASH_C2SR:
PROGERR, SIZERR, PGAERR, PGSERR, MISSERR (program error flags)
WRPERR (protection error flag)
In this case, if the error interrupt enable bit ERRIE is set in FLASH_CR or FLASH_C2CR, an
interrupt is generated and the operation error flag OPERR is set in FLASH_SR and
FLASH_C2SR.
Note:
If several successive errors are detected (for example, in case of DMA transfer to the Flash
memory), the error flags cannot be cleared until the end of the successive write request.
PGSERR and PGAERR in a page-based row programming
In case of fast programming, the table below describes how PGAERR and PGSERR are
handled.
Last page/row
page [x]/row [y]
After a system reset, no MER or PER is performed. Any programming attempt causes a
PGAERR and a PGSERR.
Programming errors causing a bus error
The error conditions listed below do not generate an error flag but a bus error instead:
AHB write to any page when RDP level 1 and boot is performed from the system Flash
memory or SRAM1
AHB write when the Flash memory is powered down
Read or write from the Flash memory through the debugger
Read from the Flash memory when fast row programming is ongoing, for the source
which requested the fast row programming
New programming request when the previous one is not finished
FLASH_CR register write between the two accesses of a double-word programming
FLASH_CR register write when PESD is active (set)
Write a wrong key in FLASH_KEYR or FLASH_OPTKEYR register
Any subsequent write to FLASH_KEYR or FLASH_OPTKEYR after unlocking the
respective feature
When FSTPG bit is set for more than 7 µs (generating a time-out detection).
When the row fast programming is interrupted by a MISSERR, PGAERR,
WRPERR or SIZERR.

Table 15. Errors in page-based row programming

Current page/row
page [x] / row [x-n]
page [x-n] / row [any]
page [x+n] / row [any]
MER active
PGAERR
PGAERR & PGSERR
No error
RM0453 Rev 1
Embedded Flash memory (FLASH)
PPER active
PGAERR & PGSERR
PGAERR
PGSERR
111/1461
153

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents

Save PDF