Port B Data Direction Register (Pbddr); Port B Data Register (Pbdr) - Hitachi H8/3048 Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

11.2.3 Port B Data Direction Register (PBDDR)

www.DataSheet4U.com
PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.
Bit
7
PB DDR
7
Initial value
0
Read/Write
W
Port B is multiplexed with pins TP
be set to 1. For further information about PBDDR, see section 9.12, Port B.

11.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 and 3, when
these TPC output groups are used.
Bit
7
PB
7
Initial value
0
Read/Write
R/(W)
*
Note:
Bits selected for TPC output by NDERB settings become read-only bits.
*
For further information about PBDR, see section 9.12, Port B.
6
5
4
PB DDR
PB DDR
PB DDR
6
5
4
0
0
0
W
W
W
Port B data direction 7 to 0
These bits select input or
output for port B pins
to TP
. Bits corresponding to pins used for TPC output must
15
8
6
5
4
PB
PB
PB
6
5
0
0
0
R/(W)
R/(W)
R/(W)
*
*
Port B data 7 to 0
These bits store output data
for TPC output groups 2 and 3
400
3
2
PB DDR
PB DDR
PB DDR
3
2
0
0
W
W
3
2
PB
PB
4
3
2
0
0
R/(W)
R/(W)
*
*
*
1
0
PB DDR
1
0
0
0
W
W
1
0
PB
PB
1
0
0
0
R/(W)
R/(W)
*
*

Advertisement

Table of Contents
loading

Table of Contents