Table of Contents
Advertisement
www.DataSheet4U.com
ø
Address
bus
High
CS
3
RD
HWR
LWR
RFSH
Figure 7-16 Signal Output Timing in Self-Refresh Mode (PSRAME = 1, DRAME = 0)
Operation in Power-Down State: The refresh controller operates in sleep mode. It does not
operate in hardware standby mode. In software standby mode RTCNT is initialized, but RFSHCR,
RTMCSR bits 5 to 3, and RTCOR retain their settings prior to the transition to software standby
mode.
Software standby mode
High-impedance
High-impedance
High-impedance
High-impedance
174
Oscillator
settling time
Advertisement
Table of Contents
