12.2.2 Timer Control/Status Register (TCSR)
www.DataSheet4U.com
TCSR is an 8-bit readable and writable
and clock source.
Bit
Initial value
Read/Write
R/(W)
Overflow flag
Status flag indicating overflow
Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized to 0 by a
reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous values.
Notes: 1. TCSR differs from other registers in being more difficult to write. For details see
section 12.2.4, Notes on Register Access.
2. Only 0 can be written, to clear the flag.
*1
register. Its functions include selecting the timer mode
7
6
5
OVF
WT/IT
TME
0
0
0
*2
R/W
R/W
Timer enable
Selects whether TCNT runs or halts
Timer mode select
Selects the mode
4
3
2
—
—
CKS2
1
1
0
—
—
R/W
Reserved bits
425
1
0
CKS1
CKS0
0
0
R/W
R/W
Clock select
These bits select the
TCNT clock source