Hitachi H8/3048 Hardware Manual page 702

Single-chip microcomputer
Table of Contents

Advertisement

T
www.DataSheet4U.com
ø
A
to A
23
0
AS
RD (read)
D
to D
15
0
(read)
HWR, LWR
(write)
D
to D
15
0
(write)
Figure 21-8 Basic Bus Cycle: Three-State Access
T
1
2
t
ACC4
t
ACC4
t
ACC2
t
WSD
t
AS2
t
WDS2
694
T
3
t
RDS
t
WSW2

Advertisement

Table of Contents
loading

Table of Contents