Timer Counters (Tcnt) - Hitachi H8/3048 Hardware Manual

Single-chip microcomputer
Table of Contents

Advertisement

Bits 3 and 2—Reserved: Read-only bits, always read as 1.
www.DataSheet4U.com
Bit 1—Output Level Select 4 (OLS4): Selects output levels in complementary PWM mode and
reset-synchronized PWM mode.
Bit 1
OLS4
Description
0
TIOCA
, TIOCA
3
1
TIOCA
, TIOCA
3
Bit 0—Output Level Select 3 (OLS3): Selects output levels in complementary PWM mode and
reset-synchronized PWM mode.
Bit 0
OLS3
Description
0
TIOCB
, TOCXA
3
1
TIOCB
, TOCXA
3

10.2.7 Timer Counters (TCNT)

TCNT is a 16-bit counter. The ITU has five TCNTs, one for each channel.
Channel
Abbreviation
0
TCNT0
1
TCNT1
2
TCNT2
3
TCNT3
4
TCNT4
Bit
15
Initial value
0
R/W
Read/Write
Each TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source. The
clock source is selected by bits TPSC2 to TPSC0 in TCR.
, and TIOCB
outputs are inverted
4
4
, and TIOCB
outputs are not inverted
4
4
, and TOCXB
outputs are inverted
4
4
, and TOCXB
outputs are not inverted
4
4
Function
Up-counter
Phase counting mode: up/down-counter
Other modes: up-counter
Complementary PWM mode: up/down-counter
Other modes: up-counter
14
13
12
11
10
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
9
8
7
6
5
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
319
(Initial value)
(Initial value)
4
3
2
1
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents