Xilinx MicroBlaze Reference Manual page 288

src Shift Right with Carry
rD, rA
src
1 0 0 1 0 0
0
6
Description
Shifts the contents of register rA, one bit to the right, and places the result in rD. The Carry flag is
shifted in the shift chain and placed in the most significant bit of rD. The least significant bit coming
out of the shift chain is placed in the Carry flag.
Pseudocode
←
(rD)[0] MSR[C]
← (
(rD)[1:31]
←
MSR[C] (rA)[31]
Registers Altered
• rD
• MSR[C]
Latency
• 1 cycle
MicroBlaze Processor Reference Guide
UG984 (v2018.2) June 21, 2018
rD rA
11
rA)[0:30]
www.xilinx.com
Chapter 5: MicroBlaze Instruction Set Architecture
0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1
16 31
289
Send Feedback