Xilinx MicroBlaze Reference Manual page 182

Table 3-19: Configuration Parameters (Cont'd)
Parameter Name
C_M_AXI_DC_PROTOCOL
C_M_AXI_DC_AWUSER_WIDTH
C_M_AXI_DC_ARUSER_WIDTH
C_M_AXI_DC_WUSER_WIDTH
C_M_AXI_DC_RUSER_WIDTH
C_M_AXI_DC_BUSER_WIDTH
C_M_AXI_DC_
EXCLUSIVE_ACCESS
C_M_AXI_DC_USER_VALUE
C_M_AXI_IC_
THREAD_ID_WIDTH
C_M_AXI_IC_DATA_WIDTH
C_M_AXI_IC_ADDR_WIDTH
C_M_AXI_IC_
SUPPORTS_THREADS
C_M_AXI_IC_SUPPORTS_READ
C_M_AXI_IC_SUPPORTS_WRITE
C_M_AXI_IC_SUPPORTS_
NARROW_BURST
C_M_AXI_IC_SUPPORTS_
USER_SIGNALS
C_M_AXI_IC_PROTOCOL
C_M_AXI_IC_AWUSER_WIDTH
MicroBlaze Processor Reference Guide
UG984 (v2018.2) June 21, 2018
Chapter 3: MicroBlaze Signal Interface Description
Feature/Description
Data cache AXI protocol
Data cache AXI user
width
Data cache AXI user
width
Data cache AXI user
width
Data cache AXI user
width
Data cache AXI user
width
Data cache AXI exclusive
access support
Data cache AXI user
value
Instruction cache AXI ID
width
Instruction cache AXI
data width
Instruction cache AXI
address width
Instruction cache AXI
uses threads
Instruction cache AXI
support for read
accesses
Instruction cache AXI
support for write
accesses
Instruction cache AXI
narrow burst support
Instruction cache AXI
user signal support
Instruction cache AXI
protocol
Instruction cache AXI
user width
www.xilinx.com
Allowable Default Tool
Values Value Assigned
AXI4 AXI4
5 5
5 5
1 1
1 1
1 1
0,1 0
0-31 31
1 1
32, 64, 128,
32
256, 512
32-64 32
0 0
1 1
0 0
0 0
1 1
AXI4 AXI4
5 5
Send Feedback
VHDL Type
string
integer
integer
integer
integer
integer
integer
integer
integer
integer
integer
yes
integer
integer
integer
integer
integer
string
integer
183