Xilinx MicroBlaze Reference Manual page 261

mulhu Multiply High Unsigned
rD, rA, rB
mulhu
0 1 0 0 0 0
0
6
Description
Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit by 32-
bit unsigned multiplication that will produce a 64-bit unsigned result. The most significant word of
this value is placed in rD. The least significant word is discarded.
Pseudocode
←
(rD) MSW( (rA)
Registers Altered
• rD
Latency
• 1 cycle with
• 3 cycles with
Notes
This instruction is only valid if the target architecture has multiplier primitives, and if present, the
MicroBlaze parameter C_USE_HW_MUL is set to 2 (Mul64).
When MULHU is used, bit 30 and 31 in the MUL instruction must be zero to distinguish between the
two instructions. In previous versions of MicroBlaze, these bits were defined as zero, but the actual
values were not relevant.
MicroBlaze Processor Reference Guide
UG984 (v2018.2) June 21, 2018
rD rA
11
×
(rB) ), unsigned
=0 or 2
C_AREA_OPTIMIZED
=1
C_AREA_OPTIMIZED
www.xilinx.com
Chapter 5: MicroBlaze Instruction Set Architecture
rB 0 0 0 0 0 0 0 0 0 1 1
16 21 31
262
Send Feedback