Xilinx MicroBlaze Reference Manual page 262

Hide thumbs Also See for MicroBlaze:
Table of Contents

Advertisement

mulhsu
Multiply High Signed Unsigned
rD, rA, rB
mulhsu
0 1 0 0 0 0
0
6
Description
Multiplies the contents of registers rA and rB and puts the result in register rD. This is a 32-bit signed
by 32-bit unsigned multiplication that will produce a 64-bit signed result. The most significant word
of this value is placed in rD. The least significant word is discarded.
Pseudocode
(rD)
MSW( (rA), signed
Registers Altered
rD
Latency
1 cycle with
3 cycles with
Notes
This instruction is only valid if the target architecture has multiplier primitives, and if present, the
MicroBlaze parameter C_USE_HW_MUL is set to 2 (Mul64).
When MULHSU is used, bit 30 and 31 in the MUL instruction must be zero to distinguish between the
two instructions. In previous versions of MicroBlaze, these bits were defined as zero, but the actual
values were not relevant.
MicroBlaze Processor Reference Guide
UG984 (v2018.2) June 21, 2018
rD
rA
11
×
(rB), unsigned ), signed
=0 or 2
C_AREA_OPTIMIZED
=1
C_AREA_OPTIMIZED
www.xilinx.com
Chapter 5: MicroBlaze Instruction Set Architecture
rB
0 0 0 0 0 0 0 0 0 1 0
16
21
31
263
Send Feedback

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MicroBlaze and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF