Xilinx PCI32 Specifications

co.com
DS206 August 31, 2005
Features
• Fully PCI 3.0-compliant LogiCORE™, 32-bit, 66/33
MHz interface
• Customizable, programmable, single-chip solution
• Pre-defined implementation for predictable timing
• Incorporates Xilinx Smart-IP™ technology
• 3.3V operation at 0-66 MHz
• 5.0V operation at 0-33 MHz
• Fully verified design tested with Xilinx proprietary
testbench and hardware
• Available through the Xilinx CORE Generator™
v7.1i or higher
• CardBus compliant
• Supported initiator functions:
- Configuration read, configuration write
- Memory read, memory write, MRM, MRL
- Interrupt acknowledge, special cycles
- I/O read, I/O write
• Supported target functions:
- Type 0 configuration space header
- Up to three base address registers (MEM or I/O
with adjustable block size from 16 bytes to 2 GB)
- Medium decode speed
- Parity generation, parity error detection
- Configuration read, configuration write
- Memory read, memory write, MRM, MRL
- Interrupt acknowledge
- I/O read, I/O write
- Target abort, target retry, target disconnect
© 2005 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective
owners. Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx
makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly
disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from
claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.
DS206 August 31, 2005
Product Specification v3.0.151
0
0 0
PCI32 Resource Utilization
Slice Four Input LUTs
Slice Flip-Flops
IOB Flip-Flops
IOBs
TBUFs
GCLKs
Documentation
Design File Formats
Constraints Files
Example Design
Design Tool Requirements
Xilinx Tools
Tested Entry and
Verification Tools
Xilinx provides technical support for this LogiCORE product when
used as described in the PCI Getting Started Guide and PCI User
Guide. Xilinx cannot guarantee timing, functionality, or support of
product if implemented in devices not listed, or if customized
beyond that allowed in the product documentation.
www.xilinx.com
PCI32 Interface v3.0
Product Specification v3.0.151
LogiCORE Facts
(1)
Provided with Core
PCI32 Product Specification
PCI Getting Started Guide
PCI User Guide
Verilog/VHDL Simulation Model
User Constraints File (UCF)
Guide File (NCD)
Verilog/VHDL Example Design
v7.1i Service Pack 4
Synplicity Synplify
Xilinx XST
Model Technology ModelSim
(3)
Exemplar LeonardoSpectrum
Cadence NC-Verilog
553
566
97
50
288
(2)
1
NGO Netlist
(4)
1