Intel 8XC196NT User Manual page 583

Table of Contents

Advertisement

8XC196NT USER'S MANUAL
Analog-to-digital converter‚ See A/D converter
AND instruction, A-2, A-8, A-46, A-47, A-53,
A-60
ANDB instruction, A-2, A-8, A-9, A-47, A-48,
A-53, A-60
ANGND, 11-5, 12-1, B-5
ApBUILDER software, downloading, 1-10
Application notes, ordering, 1-6
Arithmetic instructions, A-52, A-53, A-59, A-60
Assert, defined, 1-3
Auto programming mode, 15-25–15-28
algorithm, 15-28
circuit, 15-25–15-26
memory map, 15-27
PCCB, 15-27
security key programming, 15-29
B
Baud rate
SIO port, 7-8–7-11
SSIO port, 8-10
Baud-rate generator
SIO port, 7-8
SSIO port, 8-9
BAUD_VALUE, 7-10, C-54
BHE#, 14-3, B-5
during bus hold, 14-19
idle, powerdown, reset status, B-14
BIT, defined, 3-2
Bit-test instructions, A-21
Block diagram
A/D converter, 11-1
address/data bus, 6-16
clock circuitry, 2-6
core, 2-2
core and peripherals, 2-2
EPA, 10-2
EPORT, 6-20
I/O ports, 6-2, 6-7, 6-16, 6-20, 6-22
SIO port, 7-1, 10-2
slave port, 9-3
SSIO, 8-1
Block transfer mode‚ See PTS
BMOV instruction, A-2, A-9, A-50, A-55
BMOVI instruction, A-3, A-9, A-10, A-50, A-55
BR (indirect) instruction, A-2, A-10, A-50, A-56,
A-63
Index-2
BREQ#, 14-3, 14-19, B-6
Bulletin board system (BBS), 1-9
Bus contention, See address/data bus, contention
Bus controller, 2-5, 14-17, 15-6
read cycles, 14-13, 14-15
write cycles, 14-13, 14-15
Bus-control modes, 14-23–14-34
address valid strobe, 14-29–14-32
address valid with write strobe, 14-33–14-34
standard, 14-23–14-26
write strobe, 14-27–14-28
Bus-control signals, 14-23
Bus-hold protocol, 14-19–14-23
and code execution, 14-22
and interrupts, 14-22
and reset, See reset
disabling, 14-22
enabling, 14-21
hold latency, 14-22
regaining bus control, 14-22
signals, 14-19
See also port 2, BREQ#, HLDA#,
HOLD#
software protection, 14-22
timing parameters, 14-19
Bus-timing modes, 14-34–14-38
comparison, 14-35, 14-36
mode 0, 14-36
mode 1, 14-36
mode 2, 14-37
mode 3, 14-36
BUSWIDTH, 14-11, 14-12, 14-26, 15-25, 15-27,
B-6
and CCB fetch, 14-11
idle, powerdown, reset status, B-14
timing requirements, 14-12
Bus-width
16-bit, 14-11, 14-13, 14-24
8- and 16-bit comparison, 14-10–14-16
8-bit, 14-11, 14-15, 14-25, 14-27
dynamic 16-bit/8-bit, 14-12, 14-26
selecting, 14-11, 14-12
BYTE, defined, 3-2
C
Call instructions, A-56, A-63, A-64

Advertisement

Table of Contents
loading

Table of Contents