Intel 8XC196NT User Manual page 470

Table of Contents

Advertisement

Table A-9. Instruction Execution Times (in State Times) (Continued)
Mnemonic
POP
POPA
POPF
PUSH
PUSHA
PUSHF
Mnemonic
POP
POPA
POPF
PUSH
PUSHA
PUSHF
NOTE: The column entitled "Reg." lists the instruction execution times for accesses to the register file or
peripheral SFRs. The column entitled "Mem." lists the instruction execution times for accesses to
all memory-mapped registers, I/O, or memory. See Table 4-1 on page 4-2 for address information.
Stack (Register)
Direct
Immed.
Normal
Reg.
8
10
12
7
6
7
9
12
6
Stack (Memory)
Direct
Immed.
Normal
Reg.
11
13
18
10
8
9
11
18
8
INSTRUCTION SET REFERENCE
Indirect
Autoinc.
Mem.
Reg.
Mem.
Reg.
12
11
13
11
12
10
13
10
Indirect
Autoinc.
Mem.
Reg.
Mem.
Reg.
15
14
16
14
14
12
15
12
Indexed
Short
Long
Mem.
Reg.
Mem.
13
12
14
13
11
14
Indexed
Short
Long
Mem.
Reg.
Mem.
16
15
17
15
13
16
A-61

Advertisement

Table of Contents
loading

Table of Contents