Table of Contents
Advertisement
2. CPU
CPU state
A state in which some
or all of the chip
functions are stopped
to conserve power
A transient state entered when the CPU changes the processing
flow due to a reset or interrupt exception handling source.
Note: See section 5, Power-Down Modes, for details on the modes and their transitions.
Rev.3.00 Jul. 19, 2007 page 58 of 532
REJ09B0397-0300
Reset state
The CPU is initialized.
Program
execution state
Program halt state
Exception-
handling state
Figure 2.14 CPU Operation States
Active
(high speed) mode
The CPU executes successive program
instructions at high speed,
synchronized by the system clock
Active
(medium speed) mode
The CPU executes successive
program instructions at
reduced speed, synchronized
by the system clock
Subactive mode
The CPU executes
successive program
instructions at reduced
speed, synchronized
by the subclock
Sleep mode
Standby mode
Watch mode
Subsleep mode
Low-power
modes
Advertisement
Table of Contents
