Renesas F-ZTAT H8 Series Hardware Manual page 406

14. Dot Matrix LCD Controller (H8/3854 Group)
Bit 6—LCD Operation Setting (DISP): Bit 6 selects operation or halting of the LCD display.
When the LSBY bit in LR0 is set to 1, DISP is cleared.
Bit 6: DISP Description
0 LCD is turned off. All LCD outputs go to the V
1 LCD is turned on
Bits 5 and 4—LCD Power Supply Setting (LPS1, LPS0): Bits 5 and 4 specify use or non-use of
the internal power supply as the LCD drive power supply, and of the built-in LCD power supply
bleeder resistances. When LPS1 is set to 1, the internal power supply is connected to the bleeder
resistances. When LPS0 is set to 1, a power supply divided by the built-in bleeder resistances is
supplied. When the LCD drive power supply level is applied to V1OUT through V5OUT from an
external source, LPS1 and LPS0 must be cleared to 0.
When the LSBY bit in LR0 is set, LPS1 and LPS0 are cleared.
Bit 5: LPS1 Description
0 Power supply to V1OUT is halted
1 Power supply voltage is supplied to V1OUT
Bit 4: LPS0 Description
0 Built-in bleeder resistances not used
1 Built-in bleeder resistances used
Bit 3—Read-Modify-Write Setting (RMW): Bit 3 selects whether display memory X or Y
address incrementing is carried out after a write/read access, or only after a write access (read-
modify-write mode).
Bit 3: RMW Description
0 Address is incremented after write/read access to display memory
1 Read-modify-write mode is set
In this mode, address is incremented only after write access to display memory
Bit 2—Reserved Bit: Bit 2 is reserved; it should always be cleared to 0.
Rev.3.00 Jul. 19, 2007 page 380 of 532
REJ09B0397-0300
level
SS
(initial value)
(initial value)
(initial value)
(initial value)