Renesas F-ZTAT H8 Series Hardware Manual page 330

8-bit single-chip microcomputer
Hide thumbs Also See for F-ZTAT H8 Series:
Table of Contents

Advertisement

10. Serial Communication Interface
Figure 10.24 gives an example of data reception using a multiprocessor format.
Start
bit
Serial
1
0
D0
data
MPIE
RDRF
RDR
value
LSI operation
User processing
Start
bit
Serial
1
0
D0
data
MPIE
RDRF
RDR
value
LSI operation
User processing
Figure 10.24 Example of Multiprocessor Format Receive Operation
(8-Bit Data, Multiprocessor Bit Added, and 1 Stop Bit)
Rev.3.00 Jul. 19, 2007 page 304 of 532
REJ09B0397-0300
Receive
Stop
data (ID1)
MPB
bit
D1
D7
1
1 frame
RXI request
RDRF cleared to 0
MPIE cleared to 0
Read data from RDR
(a) Data does not match own ID
Receive
Stop
data (ID2)
MPB
bit
D1
D7
1
1 frame
ID1
RXI request
RDRF cleared to 0
MPIE cleared to 0
Read data from RDR
(b) Data matches own ID
Start
Receive
bit
data (data 1)
1
0
D0
D1
1 frame
If not own ID,
set MPIE to 1 again
Start
Receive
bit
data (data 2)
1
0
D0
D1
1 frame
ID2
If own ID, continue
receiving
Stop
MPB
bit
D7
0
1
ID1
No RXI request
RDR state retained
Stop
Mark
MPB
bit
(idle state)
D7
0
1
1
Data 2
RXI
RDRF
request
cleared
to 0
Mark
(idle state)
1
Read data
from RDR
and set
MPIE to 1
again

Advertisement

Table of Contents
loading

Table of Contents