Table of Contents
Advertisement
AMR—A/D mode register
Bit
CKS
Initial value
Read/Write
R/W
Clock select
Bit 7
CKS
Legend: *
Don't care
Notes:
1. AN
to AN
0
selected in the H8/3854 Group.
2. Operation is not guaranteed if the conversion time is less than 12.4 μs.
Set bit 7 for a value of at least 12.4 μs.
7
6
5
⎯
TRGE
0
0
1
⎯
R/W
External trigger select
0 Disables start of A/D conversion by external trigger
1 Enables start of A/D conversion by rising or falling edge
of external trigger at pin ADTRG
Conversion Period
0
62/φ
1
31/φ
can be selected in the H8/3857 Group only. They must not be
3
Appendix B Internal I/O Registers
4
3
⎯
CH3
1
0
⎯
R/W
Channel select
Bit 3
Bit 2
Bit 1
CH3
CH2
CH1
0
0
*
1
0
1
1
0
0
1
1
1
*
Conversion Time
φ = 2 MHz
φ = 5 MHz
31 μs
12.4 μs
15.5 μs
⎯
*2
Rev.3.00 Jul. 19, 2007 page 489 of 532
H'C4
A/D converter
2
1
CH2
CH1
0
0
R/W
R/W
Bit 0
CH0
Analog input channel
No channel selected
*
*1
0
AN
0
*1
1
AN
1
*1
0
AN
2
*1
1
AN
3
0
AN
4
1
AN
5
0
AN
6
1
AN
7
Reserved
*
REJ09B0397-0300
0
CH0
0
R/W
Advertisement
Table of Contents
