Table of Contents
Advertisement
Reading for Display
Reads for LCD display are performed asynchronously with respect to accesses by the CPU.
However, since simultaneous accesses would corrupt data in the RAM, arbitration is carried out
within the chip. Basically, accesses by the CPU have priority, and reads for display are performed
in the intervals between CPU accesses.
RS
R/W
STRB
Input data
Output data
Address
H'02
[n, m]
[ * , * ]
Figure 14.7 Memory Read Procedure
14. Dot Matrix LCD Controller (H8/3854 Group)
H'04
data
[n, m]
[n, m]
Rev.3.00 Jul. 19, 2007 page 393 of 532
data
[n, m+1]
[n, m+1]
[n, m+2]
REJ09B0397-0300
Advertisement
Table of Contents
