Table of Contents
Advertisement
1.2
Functional Description
The CDM-425 Advanced Satellite Modem has two fundamentally different types of interface - IF
and data:
•
The IF interface provides a bidirectional link with the satellite via the uplink and downlink
equipment.
•
The data interface is a bidirectional path that connects with the customer's equipment
(assumed to be the Data Terminal Equipment (DTE)) and the modem (assumed to be the
Data Circuit-termination Equipment (DCE)).
Transmit data is received by the terrestrial interface where line receivers convert the clock and
data signals to Complementary Metal Oxide Semiconductor (CMOS) levels for further processing.
A small First In First Out (FIFO) follows the terrestrial interface to facilitate the various clocking
and framing options. If framing is enabled, the transmit clock and data output from the FIFO pass
through the framer, where the overhead data (Drop and Insert (D&I) or Embedded Distant-end
Monitor and Control (EDMAC)) is added to the main data; otherwise, the clock and data are
passed directly to the forward error correction (FEC) encoder.
In the FEC encoder, the data is differentially encoded, scrambled, and then convolutionally or
block encoded. Following the encoder, the data is fed to the transmit digital filters, which perform
spectral shaping on the data signals. The resultant in-phase (I) and quadrature (Q) signals are
then fed to the BPSK, QPSK, 8-QAM, 16-QAM, 8-ARY, 16-ARY, and 32-ARY modulator.
The carrier is generated by a frequency synthesizer, and the I and Q signals directly modulate
this carrier. For L-Band applications, the directly modulated signal comprises the main output. For
IF applications (50–180 MHz), the L-Band signal is mixed down and filtered to produce the
desired output. The Rx-IF signal at L-Band is processed by a dual IF superheterodyne receiver.
For IF applications (50–180 MHz), the signal is first mixed up to the first IF frequency. The second
conversion is a complex mix, resulting in the signal once more being split into in-phase (I) and a
quadrature (Q) components, producing an output at near-zero frequency. An AGC circuit
maintains the desired signal level constant over a broad range. Following this, the I and Q signals
are sampled by high-speed (flash) A/D converters. All processing beyond this conversion is
purely digital, performing the functions of Nyquist filtering, carrier recovery, and symbol timing
recovery. The resultant demodulated signal is fed, in soft decision form, to the selected FEC
decoder, which can be VersaFEC or VersaFEC-2.
After decoding, the recovered clock and data pass to the de-framer (if D&I or EDMAC framing is
enabled), where the overhead information is removed. Following this, the data passes to the
Plesiochronous/Doppler buffer, which has a programmable size, or may be bypassed. From here,
the receive clock and data signals are routed to the terrestrial interface, and are passed to the
externally connected DTE equipment.
Introduction
CDM-425 Advanced Satellite Modem
1–3
Revision 0
MN-CDM-425
Advertisement
Table of Contents
