Registers; Sfr Snoop Address Register (Crcsar) - Renesas M16C/64C User Manual

M16C/64C Group
29.2

Registers

Table 29.2 Registers
Address
03B4h
SFR Snoop Address Register
03B5h
03B6h CRC Mode Register
03BCh
CRC Data Register
03BDh
03BEh CRC Input Register
29.2.1

SFR Snoop Address Register (CRCSAR)

SFR Snoop Address Register
b15 b8 b7
CRCSR (Snoop-on-read enable bit) (b14)
CRCSW (Snoop-on-write enable bit) (b15)
Do not set bits CRCSR and CRCSW to 1 at the same time. Set the CRCSR bit to 0 when the CRCSW
bit is 1. Set the CRCSW bit to 0 when the CRCSR bit is 1.
R01UH0092EJ0110 Rev.1.10
Jul 31, 2012
Register
b0
Symbol
CRCSAR
Bit Symbol Bit Name
CRCSAR9
to SFR snoop address bit
CRCSAR0
—
No register bits. If necessary, set to 0. The read value is undefined.
(b13-b10)
Snoop-on-read enable
CRCSR
bit
Snoop-on-write enable
CRCSW
bit
Symbol
CRCSAR
CRCMR
CRCD
CRCIN
Address
03B5h to 03B4h
Function
Set the SFR address to snoop
0: Disabled
1: Enabled
0: Disabled
1: Enabled
29. CRC Calculator
Reset Value
XXXX XXXXb
00XX XXXXb
0XXX XXX0b
XXh
XXh
XXh
Reset Value
00XX XXXX XXXX XXXXb
RW
RW
—
RW
RW
Page 652 of 807