Table of Contents
Advertisement
M16C/64C Group
32.8
Notes on Programmable I/O Ports
Influence of SD
32.8.1
When a low-level signal is applied to the SD pin while the IVPCR1 bit in the TB2SC register is 1 (three-
phase output forcible cutoff by input on SD pin enabled), the following pins become high-impedance:
P7_2/CLK2/TA1OUT/V, P7_3/ CTS2 / RTS2 /TA1IN/ V , P7_4/TA2OUT/W,
P7_5/TA2IN/ W , P8_0/TA4OUT/RXD5/SCL5/U, P8_1/TA4IN/ CTS5 / RTS5 / U
32.8.2
Influence of SI/O3 and SI/O4
When the SMi2 bit in the SiC register is set to 1 (SOUTi output disabled), the target pin becomes high-
impedance regardless of which pin function being used.
R01UH0092EJ0110 Rev.1.10
Jul 31, 2012
32. Usage Notes
Page 771 of 807
Advertisement
Table of Contents
