25.1
Introduction ............................................................................................................................... 534
25.2
Registers Descriptions.............................................................................................................. 537
25.2.1
25.2.2
25.2.3
25.2.4
25.2.5
25.2.6
25.2.7
25.2.8
25.2.9
25.2.10
25.3
Operations ................................................................................................................................ 558
25.3.1
Clock ................................................................................................................................ 558
25.3.2
25.3.3
25.3.4
25.3.5
25.3.6
Arbitration Lost ................................................................................................................ 567
25.3.7
25.3.8
25.3.9
Timeout Detection ........................................................................................................... 572
25.3.10
25.4
Interrupts................................................................................................................................... 578
25.5
25.5.1
Limitation on CPU Clock .................................................................................................. 581
25.5.2
Register Access ............................................................................................................... 581
25.5.3
26.1
Introduction ............................................................................................................................... 582
26.2
Registers................................................................................................................................... 585
26.2.1
26.2.2
26.2.3
26.2.4
26.2.5
26.2.6
26.2.7
26.2.8
2
C-bus Interface................................................................................. 534
2
C-bus Interface .................................................................................. 581
A - 13