Table of Contents
Advertisement
M16C/64C Group
Memory Expansion Mode and Microprocessor Mode
(Effective in wait state setting)
BCLK
RD
(Separate bus)
WR , WRL , WRH
(Separate bus)
RD
(Multiplexed bus)
WR , WRL , WRH
(Multiplexed bus)
RDY input
Measuring conditions
V
= V
= 5 V
CC1
CC2
Input timing voltage: V = 1.0 V, V
Output timing voltage: V = 2.5 V, V
Figure 31.13 Timing Diagram
R01UH0092EJ0110 Rev.1.10
Jul 31, 2012
t
su(RDY-BCLK)
= 4.0 V
IL
IH
= 2.5 V
OL
OH
31. Electrical Characteristics
V
= V
= 5 V
CC1
CC2
t
h(BCLK-RDY)
Page 732 of 807
Advertisement
Table of Contents
