ST STM32WL55JC Reference Manual page 1311

RM0453
Bits 15:0 RXCRC[15:0]: Rx CRC register
Note: A read to this register when the BSY Flag is set could return an incorrect value.
37.9.7 SPI Tx CRC register (SPIx_TXCRCR)
Address offset: 0x18
Reset value: 0x0000
15 14 13
r r r
Bits 15:0 TXCRC[15:0]: Tx CRC register
Note: A read to this register when the BSY flag is set could return an incorrect value.
37.9.8 SPIx_I2S configuration register (SPIx_I2SCFGR)
Address offset: 0x1C
Reset value: 0x0000
15 14 13 12
ASTR
Res. Res. Res.
TEN
rw
Bits 15:13 Reserved, must be kept at reset value.
Serial peripheral interface / integrated interchip sound (SPI/I2S)
When CRC calculation is enabled, the RXCRC[15:0] bits contain the computed CRC value of
the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1
register is written to 1. The CRC is calculated serially using the polynomial programmed in
the SPIx_CRCPR register.
Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length
(CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8
standard.
The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected
(CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16
standard.
These bits are not used in I
12 11 10 9
r r r r
When CRC calculation is enabled, the TXCRC[7:0] bits contain the computed CRC value of
the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1
is written to 1. The CRC is calculated serially using the polynomial programmed in the
SPIx_CRCPR register.
Only the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length
(CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8
standard.
The entire 16-bits of this register are considered when a 16-bit CRC frame format is selected
(CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16
standard.
These bits are not used in I
11 10 9
I2SMOD I2SE I2SCFG[1:0]
rw rw rw
2
S mode.
8 7 6
TXCRC[15:0]
r r r
2
S mode.
8 7 6
PCMSYNC Res.
rw rw
RM0453 Rev 2
5 4 3 2
r r r r
5 4 3 2
I2SSTD[1:0] CKPOL DATLEN[1:0]
rw rw rw rw
1 0
r r
1 0
CHLEN
rw rw
1311/1454
1315