ST STM32WL55JC Reference Manual page 1393

RM0453
38.10.2 ITM trace enable register (ITM_TER)
Address offset: 0x080
Reset value: 0x0000 0000
31 30 29
r r r
15 14 13
r r r
Bits 31:0 STIMENA[31:0]: enable for stimulus port
Each bit n (31:0) enables the stimulus port associated with the ITM_STIMRn register.
0: Port disabled
1: Port enabled
38.10.3 ITM trace privilege register (ITM_TPR)
Address offset: 0xE00
Reset value: 0x0000 0000
31 30 29
r r r
15 14 13
r r r
Bits 31:0 PRIVMASK[31:0]: Enables unprivileged access to ITM stimulus ports.
Each bit controls eight stimulus ports.
XXX0: Unprivileged access permitted on ports 0 to 7
XXX1: Only privileged access permitted on ports 0 to 7
XX0X: Unprivileged access permitted on ports 8 to 15
XX1X: Only privileged access permitted on ports 8 to 15
X0XX: Unprivileged access permitted on ports 16 to 23
X1XX: Only privileged access permitted on ports 16 to 23
0XXX: Unprivileged access permitted on ports 24 to 31
1XXX: Only privileged access permitted on ports 24 to 31
Note: PRIVMASK is a 32-bit value, the above listed values apply only on the lower 4 bits
28 27 26 25
r r r r
12 11 10 9
r r r r
28 27 26 25
r r r r
12 11 10 9
r r r r
(PRIVMASK[3:0]), with PRIVMASK[31:4] = 0xXXXXXXX.
24 23 22
STIMENA[31:16]
r r r
8 7 6
STIMENA[15:0]
r r r
24 23 22
PRIVMASK[31:16]
r r r
8 7 6
PRIVMASK[15:0]
r r r
RM0453 Rev 2
Debug support (DBG)
21 20 19 18
r r r r
5 4 3 2
r r r r
21 20 19 18
r r r r
5 4 3 2
r r r r
17 16
r r
1 0
r r
17 16
r r
1 0
r r
1393/1454
1441