NUMEXTIN, [8:0]
Bit fields and details not provided in this description are architecturally defined. See the Arm
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The TRCIDR5 can be accessed through the external debug interface, offset
100798_0300_00_en
Number of external input selectors implemented:
Four external input selectors implemented.
0b100
Number of external inputs implemented:
32 external inputs implemented.
0xAD
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
Non-Confidential
D9 ETM registers
D9.34 TRCIDR5, ID Register 5
®
.
0x1F4
D9-544
Need help?
Do you have a question about the Cortex-A76 Core and is the answer not in the manual?