B2.41 Erxmisc0_El1, Selected Error Record Miscellaneous Register 0, El1 - ARM Cortex-A76 Core Technical Reference Manual

B2.41 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1
Register ERXMISC0_EL1 accesses the ERR<n>MISC0 register for the error record selected by
ERRSELR_EL1.SEL.
If ERRSELR_EL1.SEL==0, then ERXMISC0_EL1 accesses the ERR0MISC0 register of the core error
record. See
If ERRSELR_EL1.SEL==1, then ERXMISC0_EL1 accesses the ERR1MISC0 register of the DSU error
record. See the Arm
100798_0300_00_en

B2.41 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1

B3.5 ERR0MISC0, Error Record Miscellaneous Register 0 on page
DynamIQ Shared Unit Technical Reference Manual.
® ™
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
Non-Confidential
reserved.
B2 AArch64 system registers
B3-298.
B2-201