Chapter B5
Advanced SIMD and floating-point registers
This chapter describes the Advanced SIMD and floating-point registers.
It contains the following sections:
•
B5.1 AArch64 register summary on page
•
B5.2 FPCR, Floating-point Control Register on page
•
B5.3 FPSR, Floating-point Status Register on page
•
B5.4 MVFR0_EL1, Media and VFP Feature Register 0, EL1 on page
•
B5.5 MVFR1_EL1, Media and VFP Feature Register 1, EL1 on page
•
B5.6 MVFR2_EL1, Media and VFP Feature Register 2, EL1 on page
•
B5.7 AArch32 register summary on page
•
B5.8 FPSCR, Floating-Point Status and Control Register on page
100798_0300_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
Non-Confidential
B5-346.
B5-347.
B5-349.
B5-357.
B5-358.
B5-351.
B5-353.
B5-355.
B5-345