ARM Cortex-A76 Core Technical Reference Manual page 257

Table of Contents

Advertisement

B2 AArch64 system registers
B2.77 ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1
Configurations
There are no configuration notes.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm
®
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
100798_0300_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
B2-257
reserved.
Non-Confidential

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Cortex-A76 Core and is the answer not in the manual?

Table of Contents

Save PDF