ARM Cortex-A76 Core Technical Reference Manual page 225

Table of Contents

Advertisement

VMID, [7:4]
HAFDBS, [3:0]
Configurations
100798_0300_00_en
Virtualization Host Extensions supported.
0x1
Indicates the number of VMID bits supported.
16 bits are supported.
0x2
Indicates the support for hardware updates to Access flag and dirty state in translation tables.
Hardware update of both the Access flag and dirty state is supported in hardware.
0x2
There are no configuration notes.
Bit fields and details that are not provided in this description are architecturally defined. See the
Arm
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
®
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
B2.59 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1
reserved.
Non-Confidential
B2 AArch64 system registers
B2-225

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Cortex-A76 Core and is the answer not in the manual?

Table of Contents

Save PDF