B2.42
ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1
Register ERXMISC1_EL1 accesses the ERR<n>MISC1 miscellaneous register 1 for the error record
selected by ERRSELR_EL1.SEL.
If ERRSELR_EL1.SEL==0, then ERXMISC1_EL1 accesses the ERR0MISC1 register of the core error
record. See
If ERRSELR_EL1.SEL==1, then ERXMISC1_EL1 accesses the ERR1MISC1 register of the DSU error
record. See the Arm
100798_0300_00_en
B2.42 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1
B3.6 ERR0MISC1, Error Record Miscellaneous Register 1 on page
DynamIQ
Shared Unit Technical Reference Manual.
®
™
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
Non-Confidential
reserved.
B2 AArch64 system registers
B3-301.
B2-202
Need help?
Do you have a question about the Cortex-A76 Core and is the answer not in the manual?