Table of Contents
Advertisement
M16C/62P Group (M16C/62P, M16C/62PT)
14.1 Transfer Cycles
The transfer cycle consists of a memory or SFR read (source read) bus cycle and a write (destination write)
bus cycle. The number of read and write bus cycles is affected by the source and destination addresses of
transfer. During memory extension and microprocessor modes, it is also affected by the BYTE pin level.
Furthermore, the bus cycle itself is extended by a software wait or RDY signal.
14.1.1 Effect of Source and Destination Addresses
If the transfer unit and data bus both are 16 bits and the source address of transfer begins with an odd
address, the source read cycle consists of one more bus cycle than when the source address of transfer
begins with an even address.
Similarly, if the transfer unit and data bus both are 16 bits and the destination address of transfer begins
with an odd address, the destination write cycle consists of one more bus cycle than when the destination
address of transfer begins with an even address.
14.1.2 Effect of BYTE Pin Level
During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit
data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice.
Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Further-
more, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case
of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.
14.1.3 Effect of Software Wait
For memory or SFR accesses in which one or more software wait states are inserted, the number of bus
cycles required for that access increases by an amount equal to software wait states.
14.1.4 Effect of RDY Signal
During memory extension and microprocessor modes, DMA transfers to and from an external area are
________
affected by the RDY signal. Refer to 8.2.6 RDY signal.
Figure 14.5 shows the example of the cycles for a source read. For convenience, the destination write
cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the
destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle
changing accordingly. When calculating transfer cycles, take into consideration each condition for the
source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit
units using an 8-bit bus ((2) on Figure 14.5), two source read bus cycles and two destination write bus
cycles are required.
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
_______
page 115
f o
3
6
4
________
________
14. DMAC
Advertisement
Table of Contents
