M16C/62P Group (M16C/62P, M16C/62PT)
22.3.1 EW0 Mode
The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU
rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR11
bit in the FMR1 register to "0". To set the FMR01 bit to "1", set to "1" after first writing "0".
The software commands control programming and erasing. The FMR0 register or the status register
indicates whether a program or erase operation is completed as expected or not.
22.3.2 EW1 Mode
EW1 mode is selected by setting the FMR11 bit to "1" after the FMR01 bit is set to "1". (Both bits must be
set to "0" first before setting to "1".)
The FMR0 register indicates whether or not a program or erase operation has been completed as ex-
pected. The status register cannot be read in EW1 mode.
22.3.3 Flash memory Control Register (FIDR, FMR0 and FMR1 registers)
Figure 22.4 shows the FIDR, FMR0 and FMR1 registers.
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
page 248
f o
3
6
4
22. Flash Memory Version