Special Function Register (Sfr) - Renesas M16C/62P Hardware Manual

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for M16C/62P:
Table of Contents

Advertisement

M16C/62P Group (M16C/62P, M16C/62PT)

4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Table 4.1 to 4.6 list the SFR
information.
Table 4.1 SFR information (1)
Address
0000h
0001h
0002h
0003h
0004h
Processor Mode Register 0
Processor Mode Register 1
0005h
System Clock Control Register 0
0006h
System Clock Control Register 1
0007h
Chip Select Control Register
0008h
Address Match Interrupt Enable Register
0009h
Protect Register
000Ah
Data Bank Register
000Bh
Oscillation Stop Detection Register
000Ch
000Dh
Watchdog Timer Start Register
000Eh
Watchdog Timer Control Register
000Fh
Address Match Interrupt Register 0
0010h
0011h
0012h
0013h
0014h
Address Match Interrupt Register 1
0015h
0016h
0017h
0018h
Voltage Detection Register 1
0019h
Voltage Detection Register 2
001Ah
Chip Select Expansion Control Register
001Bh
PLL Control Register 0
001Ch
001Dh
Processor Mode Register 2
001Eh
Voltage Down Detection Interrupt Register
001Fh
0020h
DMA0 Source Pointer
0021h
0022h
0023h
0024h
DMA0 Destination Pointer
0025h
0026h
0027h
0028h
DMA0 Transfer Counter
0029h
002Ah
002Bh
DMA0 Control Register
002Ch
002Dh
002Eh
002Fh
0030h
DMA1 Source Pointer
0031h
0032h
0033h
0034h
DMA1 Destination Pointer
0035h
0036h
0037h
0038h
DMA1 Transfer Counter
0039h
003Ah
003Bh
003Ch
DMA1 Control Register
003Dh
003Eh
003Fh
NOTES :
1. The blank areas are reserved and cannot be
2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program. It is set to "0" when the input voltage
at the V
pin drops to Vdet2 or less while the VC25 bit in the VCR2 register is set to "1" (RAM retention limit detection circuit enable
CC1
5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
6. This register in M16C/62PT cannot be used.
X : Nothing is mapped to this bit
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
(1)
Register
(2)
(6)
(6)
(3)
(5, 6)
(5, 6)
(6)
(6)
accessed
by users.
page 25
f o
3
6
4
4. Special Function Register (SFR)
Symbol
After Reset
PM0
00000000b(CNVSS pin is "L")
00000011b(CNVSS pin is "H")
PM1
00001000b
CM0
01001000b
CM1
00100000b
CSR
00000001b
AIER
XXXXXX00b
PRCR
XX000000b
DBR
00h
CM2
0X000000b
WDTS
XXh
WDC
00XXXXXXb
RMAD0
00h
00h
X0h
RMAD1
00h
00h
X0h
VCR1
00001000b
VCR2
00h
CSE
00h
PLC0
0001X010b
PM2
XXX00000b
D4INT
00h
SAR0
XXh
XXh
XXh
DAR0
XXh
XXh
XXh
TCR0
XXh
XXh
DM0CON
00000X00b
SAR1
XXh
XXh
XXh
DAR1
XXh
XXh
XXh
TCR1
XXh
XXh
DM1CON
00000X00b
(4)

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/62pt

Table of Contents