Block Diagram - Renesas M16C/62P Hardware Manual

Renesas 16-bit single-chip microcomputer
Hide thumbs Also See for M16C/62P:
Table of Contents

Advertisement

M16C/62P Group (M16C/62P, M16C/62PT)

1.3 Block Diagram

Figure 1.1 is a block diagram of the M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin ver-
sion, figure 1.2 is a block diagram of the M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version.
8
Port P0
Internal peripheral functions
Timer (16-bit)
Output (timer A): 5
Input (timer B): 6
Three-phase motor
control circuit
Watchdog timer
(15 bits)
DMAC
(2 channels)
D/A converter
(8 bits X 2 channels)
<VCC1 ports>
Port P11
(3)
8
NOTES :
1. ROM size depends on microcomputer type.
2. RAM size depends on microcomputer type.
3. Ports P11 to P14 exist only in 128-pin version.
4. Use M16C/62PT on VCC1= VCC2.
Figure 1.1 M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
8
8
Port P1
Port P2
Port P3
<VCC2 ports>
A/D converter
(10 bits
Expandable up to 26 channels)
clock synchronous serial I/O
(8 bits
CRC arithmetic circuit (CCITT )
(Polynomial : X
M16C/60 series16-bit CPU core
R0H
R1H
R2
R3
A0
A1
FB
(4)
<VCC2 ports>
Port P14
Port P12
(3)
(3)
2
8
page 5
f o
3
6
4
8
8
Port P4
Port P5
(4)
generation circuit
8 channels
X
UART or
PLL frequency synthesizer
3 channels)
X
Clock synchronous serial I/O
16
12
5
+X
+X
+1)
(8 bits
SB
R0L
R1L
USP
ISP
INTB
PC
FLG
(4)
Port P13
(3)
8
8
8
Port P6
(4)
<VCC1 ports>
System clock
XIN-XOUT
XCIN-XCOUT
On-chip oscillator
2 channels)
X
Memory
(1)
ROM
(2)
RAM
Multiplier
1. Overview

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/62pt

Table of Contents