Table of Contents
Advertisement
M16C/62P Group (M16C/62P, M16C/62PT)
PIN CONFIGURATION (top view)
P0_7/AN0_7/D7
P0_6/AN0_6/D6
P0_5/AN0_5/D5
P0_4/AN0_4/D4
P0_3/AN0_3/D3
P0_2/AN0_2/D2
P0_1/AN0_1/D1
P0_0/AN0_0/D0
P10_7/AN7/KI3
P10_6/AN6/KI2
P10_5/AN5/KI1
P10_4/AN4/KI0
P10_3/AN3
P10_2/AN2
P10_1/AN1
AVSS
P10_0/AN0
VREF
AVCC
P9_7/ADTRG/SIN4
NOTES:
1. P7_0 and P7_1 are N channel open-drain output pins.
2. Use the M16C/62PT on VCC1 = VCC2.
Figure 1.7 Pin Configuration (Top View)
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
80
79
78
77
76
75
74
73
72
71
70
69
81
82
83
84
85
86
87
88
M16C/62P Group
89
90
(M16C/62P, M16C/62PT)
91
92
93
94
95
96
97
98
99
100
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
page 14
f o
3
6
4
68
67
66
65
64
63
62
61
60
59
58
57
56
(2)
<VCC2>
(2)
<VCC1>
55
54
53
52
51
P4_4/CS0
50
49
P4_5/CS1
48
P4_6/CS2
47
P4_7/CS3
46
P5_0/WRL/WR
45
P5_1/WRH/BHE
44
P5_2/RD
43
P5_3/BCLK
42
P5_4/HLDA
41
P5_5/HOLD
40
P5_6/ALE
39
P5_7/RDY/CLKOUT
38
P6_0/CTS0/RTS0
37
P6_1/CLK0
36
P6_2/RXD0/SCL0
35
P6_3/TXD0/SDA0
34
P6_4/CTS1/RTS1/CTS0/CLKS1
33
P6_5/CLK1
32
P6_6/RXD1/SCL1
31
P6_7/TXD1/SDA1
Package: 100P6S-A
1. Overview
Advertisement
Table of Contents
