Table of Contents
Advertisement
M16C/62P Group (M16C/62P, M16C/62PT)
Table 23.8 Low Voltage Detection Circuit Electrical Characteristics
S y m b o l
V
Voltage Down Detection Voltage
d e t 4
V
Reset Level Detection Voltage
d e t 3
V
V
Electric potential difference of Voltage Down Detection and Reset Level Detection
d e t 4 -
d e t 3
V
Low Voltage Reset Retention Voltage
d e t 3 s
V
Low Voltage Reset Release Voltage
det3r
NO T E S:
1 . V
> V
.
d e t 4
d e t 3
2 . W h e r e r e s e t l e v e l d e t e c t i o n v o l t a g e i s l e s s t h a n 2 . 7 V , i f t h e s u p p l y p o w e r v o l t a g e i s g r e a t e r t h a n t h e r e s e t l e v e l d e t e c t i o n v o l t a g e , t h e
o p e r a t i o n a t f ( B C L K ) ≤ 1 0 M H z i s g u a r a n t e e d .
3 . V
> V
i s n o t g u a r a n t e e d .
d e t 3 r
d e t 3
Table 23.9 Power Supply Circuit Timing Characteristics
S y m b o l
t
Time for Internal Power Supply Stabilization During Powering-On
d ( P - R )
t
STOP Release Time
d ( R - S )
t
d ( W - S )
Low Power Dissipation Mode Wait Mode Release Time
t
Voltage Down Detection Reset (Hardware Reset 2) Release Wait Time
d ( S - R )
t
d ( E - A )
Low Voltage Detection Circuit Operation Start Time
N O T E S :
1 . W h e n V
= 5 V .
C C 1
t
d(P-R)
Time for Internal Power
Supply Stabilization During
Powering-On
t
d(R-S)
STOP Release Time
t
d(W-S)
Low Power Dissipation Mode
Wait Mode Release Time
t
d(S-R)
Voltage Down Detection
Reset (Hardware Reset 2)
Release Wait Time
t
d(E-A)
Low Voltage Detection Circuit
Operation Start Time
Figure 23.1 Power Supply Circuit Timing Diagram
R
e
. v
2
3 .
0
S
e
p
0
, 1
2
0
0
4
R
E
J
0
9
B
0
1
8
5
0 -
2
3
0
Z
P a r a m e t e r
(1)
(1, 2)
(3)
P a r a m e t e r
Interrupt for
(a) Stop mode release
or
(b) Wait mode release
page 278
f o
3
6
4
23. Electrical Characteristics (M16C/62P)
M e a s u r i n g C o n d i t i o n
V
= 0 . 8 t o 5 . 5 V
C C 1
M e a s u r i n g C o n d i t i o n
V
=2.7 to 5.5V
CC1
V
= V
t o 5 . 5 V
C C 1
d e t 3 r
V
= 2 . 7 t o 5 . 5 V
C C 1
V
CC
CPU clock
CPU clock
(a)
(b)
Vdet3r
V
CC1
CPU clock
VC26, VC27
Stop
(1)
S t a n d a r d
M i n .
T y p .
3.3
3 . 8
2.2
2 . 8
0.3
2.2
2.9
S t a n d a r d
M i n .
T y p .
( 1 )
6
t
d(P-R)
t
d(R-S)
t
d(W-S)
t
d(P-R)
Operate
t
d(E-A)
U n i t
M a x .
4 . 4
V
3 . 6
V
V
0 . 8
V
4.0
V
U n i t
M a x .
m s
2
µ s
150
µ s
150
20
m s
µ s
20
Advertisement
Table of Contents
