Fujitsu MB86R02 Jade-D Hardware Manual page 155

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Bit field
Number
Name
26
SRST1_26
(MBUS2AXI(DispCa
p) Soft Reset)
25
SRST1_25
(AHB2AXI(CPUroot)
Soft Reset)
24
SRST1_24
(AHB2AXI(AHBBus)
Soft Reset)
23 - 19 (Reserved)
18
SRST1_18 (UART5
Soft Reset)
17
SRST1_17 (UART4
Soft Reset)
16
SRST1_16 (UART3
Soft Reset)
15
SRST1_15 (UART2
Soft Reset)
14
SRST1_14 (PWM_1
Soft Reset)
Reset the MBUS2AXI(DispCap) macro by writing "1" to this bit. Set a '0' in this bit(field) during
reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the AHB2AXI(CPUroot) macro by writing "1" to this bit. Set a '0' in this bit(field) during
reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the AHB2AXI(AHBBus) macro by writing "1" to this bit. Set a '0' in this bit(field) during reset
release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the UART5 macro by writing "1" to this bit.
Set a '0' in this bit(field) during reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the UART4 macro by writing "1" to this bit.
Set a '0' in this bit(field) during reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the UART3 macro by writing "1" to this bit.
Set a '0' in this bit(field) during reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the UART2 macro by writing "1" to this bit.
Set a '0' in this bit(field) during reset release.
0
No Soft Reset (initial value)
1
Soft Reset
Reset the PWM_1 macro by writing "1" to this bit.
Set a '0' in this bit(field) during reset release.
0(h)
No Soft Reset (initial value)
1(h)
Soft Reset
Function
7-31

Advertisement

Table of Contents
loading

Table of Contents