Fujitsu MB86R02 Jade-D Hardware Manual page 140

Graphics controller
Hide thumbs Also See for MB86R02 Jade-D:
Table of Contents

Advertisement

MB86R02 'Jade-D' Hardware Manual V1.64
Bit field
Number
Name
7-4
PrimaryAHB_RWAI
T (Write Wait)
3-0
PrimaryAHB_WWAI
T (Read Wait)
7-16
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Write BUS of AHB2AXI Bridge (between the transactions) can be set by this
bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
The Wait time of AXI Read BUS of AHB2AXI Bridge (between the transactions) can be set by this
bit.
This setting can set even 0H(No Wait) - FH(15Cycle Wait).
The initial value is 0H(No Wait).
Note: 1Cycle is AXI 1Clock.
Function

Advertisement

Table of Contents
loading

Table of Contents