Toshiba H1 Series Data Book page 727

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

(12) DMAC (1/7)
Symbol
Name
Address
0900H
DMA
source
HDMAS0
0901H
address
Register0
0902H
0904H
DMA
destination
HDMAD0
0905H
address
Register0
0906H
0908H
DMA
Transfer
HDMACA0
count
number A
Register0
0909H
090AH
DMA
Transfer
HDMACB0
count
number B
Register0
090BH
DMA
transfer
HDMAM0
090CH
Mode
Register0
7
6
5
D0SA7
D0SA6
D0SA5
0
0
0
D0SA15
D0SA14
D0SA13
0
0
0
D0SA23
D0SA22
D0SA21
0
0
0
D0DA7
D0DA6
D0DA5
0
0
0
Destination address for DMA0 (7:0)
D0DA15
D0DA14
D0DA13
0
0
0
Destination address for DMA0 (15:8)
D0DA23
D0DA22
D0DA21
0
0
0
Destination address for DMA0 (23:16)
D0CA7
D0CA6
D0CA5
0
0
0
D0CA15
D0CA14
D0CA13
0
0
0
D0CB7
D0CB6
D0CB5
0
0
0
D0CB15
D0CB14
D0CB13
0
0
0
92CZ26A-724
4
3
D0SA4
D0SA3
R/W
0
0
Source address for DMA0 (7:0)
D0SA12
D0SA11
R/W
0
0
Source address for DMA0 (15:8)
D0SA20
D0SA19
R/W
0
0
Source address for DMA0 (23:16)
D0DA4
D0DA3
R/W
0
0
D0DA12
D0DA11
R/W
0
0
D0DA20
D0DA19
R/W
0
0
D0CA4
D0CA3
R/W
0
0
Transfer count A [7:0] for DMA0
D0CA12
D0CA11
R/W
0
0
Transfer count A [15:8] for DMA0
D0CB4
D0CB3
R/W
0
0
Transfer count B [7:0] for DMA0
D0CB12
D0CB11
R/W
0
0
Transfer count B [15:8] for DMA0
D0M4
D0M3
0
0
DMA transfer mode
000: Destination INC (I/O → MEM)
001: Destination DEC (I/O → MEM)
010: Source INC (MEM → I/O)
011: Source DEC (MEM → I/O)
100: Source/destination INC
(MEM → MEM)
101: Source/destination DEC
(MEM → MEM)
110: Source/destination fixed
(I/O→ I/O)
111: Reserved
TMP92CZ26A
2
1
0
D0SA2
D0SA1
D0SA0
0
0
0
D0SA10
D0SA9
D0SA8
0
0
0
D0SA18
D0SA17
D0SA16
0
0
0
D0DA2
D0DA1
D0DA0
0
0
0
D0DA10
D0DA9
D0DA8
0
0
0
D0DA18
D0DA17
D0DA16
0
0
0
D0CA2
D0CA1
D0CA0
0
0
0
D0CA10
D0CA9
D0CA8
0
0
0
D0CB2
D0CB1
D0CB0
0
0
0
D0CB10
D0CB9
D0CB8
0
0
0
D0M2
D0M1
D0M0
R/W
0
0
0
Transfer data size
00: 1 byte
01: 2 bytes
10: 4 bytes
11: Reserved

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents