Toshiba H1 Series Data Book page 322

32bit micro controller tlcs-900/h1 series
Table of Contents

Advertisement

• Integer divider (N divider)
For example, when the source clock frequency (f
clock is φT2, the frequency divider N (BR0CR<BR0S3:0>) = 8, and
BR0CR<BR0ADDE> = 0, the baud rate in UART Mode is as follows:
*Clock state
System clock
Prescaler clock
f
/16
C
Baud Rate =
8
Note: The N + (16 – K) / 16 division function is disabled and setting BR0ADD
<BR0K3:0> is invalid.
• N+(16-K)/16 divider (UART Mode only)
Accordingly, when the source clock frequency (fc) = 15.9744 MHz, the input
clock
is
φT2,
(BR0ADD<BR0K3:0>) = 8, and BR0CR <BR0ADDE> = 1, the baud rate in UART
Mode is as follows:
*Clock state
System clock
Prescaler clock
Baud Rate =
6 +
Table 3.14.2 show examples of UART Mode transfer rates.
Additionally, the external clock input is available in the serial clock. (Serial
Channel 0). The method for calculating the baud rate is explained below:
• In UART Mode
Baud rate = external clock input frequency ÷ 16
It is necessary to satisfy (external clock input cycle) ≥ 4/f
• In I/O Interface Mode
Baud rate = external clock input frequency
It is necessary to satisfy (external clock input cycle) ≥ 16/f
÷ 16
= 19.6608106 × 10
the
frequency
divider
f
/16
C
÷ 16 = 15.9744 × 10
(16 – 8)
= 9600 (bps)
16
92CZ26A-319
) is 19.6608 MHz, the input
c
:
1/1
:
1/2
÷ 16 ÷ 8 ÷ 16 = 9600 (bps)
6
N
(BR0CR<BR0S3:0>)
:
1/1
:
1/2
8
÷ 16÷ (6 +
) ÷ 16
6
16
SYS
SYS
TMP92CZ26A
=
6,
K

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tlcs-900Tmp92cz26axbg

Table of Contents