Table of Contents
Advertisement
3.16.3.22 INT_Control Register
register.
becomes to disable.
INT_Control
bit Symbol
(07D6H)
Read/Write
After reset
than data length that is specified to wLength by host), device side and stage
management cannot be synchronized. Therefore, INT_STASN interrupt inform that
shift to status stage.
every status stage.
3.16.3.23 USB STATE Register
USB STATE
bit Symbol
(07CEH)
Read/Write
After reset
(Configured, Addressed and Default). If transaction for SET_CONFIG request is
executed by using software, write present state to this register. If host appointconfig0,
this becomes Unconfigured. And returning to Addressed state is needed. Therefore, if
host appoint config0, write bit2 to "0".
by hardware. When host appoint config value that supported by device, device must
execute mode setting of each endpoint by using value that is appointed by
endpoint-descriptor in the config-descriptor. After finish mode setting, set Configured
bit (Bit2) to "1" before access EOP register. When this bit is set to "1", Addressed bit
(Bit1) is set to "0" automatically.
INT_STASN interrupt is disabled and enabled by value that is written to this
This is initialized to disable by external reset. When setup packet is received, it
7
6
In control read transfer, if host terminate dataphase in small data length (smaller
If this interrupt don't need, it can set to disable because of this interrupt is asserted
STATUS_NAK (Bit0)
0: INT_STATSN interrupt disable
1: INT_STATSN interrupt enable
This register shows device state of present for connection with USB host.
7
6
Inside UDC, answer for each Device Request is managed by referring this bits
When Configured bit (Bit2) is written "0", Addressed bit (bit 1) is set automatically
Bit2 to bit0
000: Default
010: Addressed
100: Configured
5
4
5
4
92CZ26A-403
TMP92CZ26A
3
2
1
3
2
1
Configured
Addressed
R/W
R
0
0
0
Status_nak
R/W
0
0
Default
R
1
Advertisement
Table of Contents
