Table of Contents
Advertisement
(5) Recovery (Data hold) cycle control
Some memory have an AC specification about data hold time from
cycle and a data confliction problem may occur. To avoid this problem, 1-dummy cycle can
be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC> register.
This 1-dummy cycle is inserted when the next cycle is for another CS-block.
BnCSH<BnREC>
0
1
When not inserting a dummy cycle (0 waits)
SDCLK
A23 to A0
CSm
When inserting a dummy cycle (0 waits)
SDCLK
A23 to A0
No dummy cycle is inserted (Default).
Dummy cycle is inserted.
CSn
RD
Dummy
CSm
CSn
RD
92CZ26A-192
TMP92CZ26A
or
for read
CE
OE
Advertisement
Table of Contents
